

FIGURE 1




FIGURE 2




FIGURE 3a




FIGURE 36




FIGURE 4

400




FIGURE 5a





FIGURE 56



ASIC Patent proposal Alfa-Romeo

Mats Frannhagen mfrannhagen@turinnetworks.com

```
module rr (dataIn, state, dataOut) /* synthesis syn_hier = "flatten,remove" */;
       input [19:0]
input [19:0]
                 dataIn;
                state;
dataOut;
       output [19:0]
                   dataOut0, dataOut1, dataOut2, dataOut3, dataOut4, dataOut5, dataOut6, dataOut7, dataOut8, dataOut9, dataOut10, dataOut11, dataOut12, dataOut13, dataOut14, dataOut15, dataOut16, dataOut17, dataOut18, dataOut19;
       wire [19:0]
       prio prio0 (.dataIn(dataIn), .en(state[19]),
              .dataOut(dataOut0));
       .en(state[2]),
       FIGURE
       prio prio7 (.dataIn({dataIn[6:0], dataIn[19:7]})
              .dataOut({dataOut7[6:0], dataOut7[19:7]}));
       .en(state[7]).
       702
       .en(state[14]),
       .en(state[15]),
       403 →
                ((dataOut0 | dataOut1 | dataOut2 | dataOut3) |
(dataOut4 | dataOut5 | dataOut6 | dataOut7) |
(dataOut8 | dataOut9 | dataOut10 | dataOut11) |
(dataOut12 | dataOut13 | dataOut14 | dataOut15) |
(dataOut16 | dataOut17 | dataOut18 | dataOut19));
      assign dataOut =
       endmodule // rr
```

Figure 4. The "round robin" top level Verilog module for N=20

6/26/01

Company Confidential Turin Networks, Inc.

ASIC Patent proposal Alfa-Romeo

Mats Frannhagen mfrannhagen@turinnetworks.com

```
module prio (dataIn, en, dataOut);
 input [19:0]
                     dataIn;
 input
                     en;
 output [19:0]
                     dataOut;
                                                                          FIGURE 8
 reg [19:0]
                    i_dataOut0;
 always @(/*AUTOSENSE*/dataIn) begin
   i_dataOut0 = 20'd0;
if (dataIn[0])
                           i_dataOut0 = 20'h00001;
   else if (dataIn[1])
else if (dataIn[2])
                           i_dataOut0 = 20'h00002;
i_dataOut0 = 20'h00004;
                           i_dataOut0 = 20'h00008;
   else if (dataIn[3])
   else if (dataIn[4])
                           i dataOut0 = 20'h00010;
   else if
            (dataIn[5])
                           i_dataOut0 = 20'h00020;
   else if
            (dataIn[6])
                           i_dataOut0 = 20'h00040;
   else if
            (dataIn[7])
                           i_dataOut0 = 20'h00080;
                           i_dataOut0 = 20'h00100;
i_dataOut0 = 20'h00200;
   else if
            (dataIn[8])
                                                                801
   else if
            (dataIn[9])
   else if
            (dataIn[10])
                           i_dataOut0 = 20'h00400;
            (dataIn[11])
                           i dataOut0 = 20'h00800;
   else if
   else if
            (dataIn[12])
                           i_dataOut0 = 20'h01000;
   else if
            (dataIn[13])
                           i_dataOut0 = 20'h02000;
  else if (dataIn[14]) i_dataOut0 = 20'h04000;
  else if (dataIn[15]) i_dataOut0 = 20'h08000;
  else if (dataIn[16]) i_dataOut0 = 20'h10000;
  else if (dataIn[17]) i_dataOut0 = 20'h20000;
else if (dataIn[18]) i_dataOut0 = 20'h40000;
  else if (dataIn[19]) i_dataOut0 = 20'h80000;
assign dataOut = {20{en}} & i_dataOut0;
endmodule // prio
```

Figure 5. The basic "brute force" verilog implementation of the "prio" module for N=20. This generates the smallest area but is slower than the alternative implementation shown next.

ASIC Patent proposal Alfa-Romeo

Mats Frannhagen mfrannhagen@turinnetworks.com

```
module prio (dataIn, en, dataOut) /* synthesis syn hier = "flatten,remove" */;
                                       dataIn;
                   input [19:0]
                   input
                                       en;
                   output [19:0]
                                       dataOut;
                   reg [4:0]
                                      i_dataOut0;
                   reg [4:0]
                                      i_dataOut1;
                   reg [4:0]
                                      i_dataOut2;
                                                                                                    FIGURE 9
                   reg [4:0]
                                      i_dataOut3;
                   wire [9:0]
                                     i_dataOut4;
                   wire [9:0]
                                    i_dataOut5;
                   wire
                                    muxCtl1:
                   wire
                                    muxCtl2;
                   wire
                   // Calc in parallel
                   assign muxCtl1 = |dataIn[4:0];
                   assign muxCtl2 = |dataIn[14:10];
                   assign muxCtl3 = |dataIn[9:5] | muxCtl1;
                   always @(/*AUTOSENSE*/dataIn) begin
                     i_dataOut0 = 5'd0;
                     if (dataIn[0])
                                                                                 901
                                             i_dataOut0 = 5'h01;
                     else if (dataIn[1])
                                             i_dataOut0 = 5'h02;
                    else if (dataIn[2])
                                             i_dataOut0 = 5'h04;
                    else if (dataIn[3])
                                             i_dataOut0 = 5'h08;
                    else if (dataIn[4])
                                             i_{dataOut0} = 5'h10;
                  end // always @ (...
                  always @(/*AUTOSENSE*/dataIn) begin
                    i_dataOut1 = 5'd0;
                    if (dataIn[5])
                                             i_dataOut1 = 5'h01;
                    else if (dataIn[6])
                                            i_{dataOut1} = 5'h02;
                                                                               902
                    else if (dataIn[7])
                                            i_dataOut1 = 5'h04;
                    else if (dataIn(8))
                                            i_{dataOut1} = 5'h08;
                    else if (dataIn[9])
                                            i_dataOut1 = 5'h10;
                  end // always @ (...
                  always @(/*AUTOSENSE*/dataIn) begin
                    i_dataOut2 = 5'd0;
if (dataIn[10])
                                              i dataOut2 = 5'h01;
                                                                              903
                    else if (dataIn[11])
else if (dataIn[12])
                                             i_dataOut2 = 5'h02;
                                             i_dataOut2 = 5'h04;
                    else if (dataIn[13])
else if (dataIn[14])
                                             i_{dataOut2} = 5'h08;
                                             i_dataOut2 = 5'h10;
                  end // always @ (...
                 always @(/*AUTOSENSE*/dataIn) begin
                    i dataOut3 = 5'd0;
                    if (dataIn[15])
                                             i_dataOut3 = 5'h01;
                                                                               904
                   else if (dataIn[16])
                                             i dataOut3 = 5'h02;
                   else if (dataIn[17])
                                             i_dataOut3 = 5'h04;
                   else if (dataIn[18])
                                             i dataOut3 = 5'h08;
                   else if (dataIn[19]) i_dataOut3 = 5'h10;
                 end // always @ (...
                 // "Mux" data out
                 assign i_dataOut4 = {i_dataOut1 & {5{-muxCtll}}, i_dataOut0 & {5{muxCtll}}};
assign i_dataOut5 = {i_dataOut3 & {5{-muxCtl2}}, i_dataOut2 & {5{muxCtl2}}};
assign dataOut = {i_dataOut5 & {10{en & -muxCtl3}}, i_dataOut4 & *{10{en & muxCtl3}}};
905 --->
                 endmodule // prio
```

Figure 6. Alternative "prio" module Verilog implementation.